### Product Category

- Pneumatics & Electro-Pneumatics Training System
- Main Switchboard & Feeder Pillar Training System
- Motor Control & Starter Training System
- Switchboard & Feeder Pillar Training System
- Power Transmission & Distribution Training System
- Electrical Machines Training System
- Consumer Electronics Training System
- Electronics & Electricity Training System
- Electrical Installation Technology Training System
- Electrical & Power Training System
- Hydraulics & Electro-Hydraulics Training System
- Green Technology Training System
- Microprocessor & Microcontroller Training System
- Mechanical Training System
- Mechatronics Training System
- PCB Prototype Machine
- Process Control & Instrumentation Training System
- Power Electronics Training System
- Programmable Logic Controller Training System
- Telecommunication Training System
- Temperature Monitoring System - TECSYSTEM
- Test & Measuring Instruments
- Robotics & Automation Training System

# Digital Electronics Trainers EE-17030

### Description

The EE-17030 Digital Electronics Trainers is a series of pre-wired Experiment Circuits Modules designed to fit our ULS-2000 Universal Lab Trainer in place of the standard breadboard module. Each experiments circuit schematic is clearly printed on the top panels of the modules.

This trainer complete with needed power supplies and source generators needed to carry out the digital electronic experiments complete system with connecting leads, experimental and teacher manuals.

An experiment manual accompanies the modules detailing eighteen (18) experiments and forty eight (48) objectives in an easy to follow step-by-step manner. These benefit the student in that valuable lab time can now be devoted to studying the Digital Electronics.

Features

1. Transistor Switching

2. Logic TTL/CMOS Function

3. Comparator Using OpAmp

4. Hex Inverter

5. Basic logic functions AND, OR, INVERT, NAND, and NOR Gate

6. Timer 555 – clock source

7. Monostable Multivibrator

8. Astable Multivibrator

9. RS Flip Flop

10. JK (D) Flip Flop

11. Logic Input Switches with indicator – input source

12. Half and Full Adder

13. Multiplexer

14. Binary Up/Down Counter

15. BCD to decimal circuitry

Peripherals

1. DOT Matrix Display

2. BCD to 7 Segment

3. Analog to Digital Converter

Experiment Modules Cover The Following Experiments Topics:

Experiment 1: Basic Logic Functions

OBJECTIVE:

1. To study the basic logic functions AND, OR, INVERT, NAND, and NOR.

2. To study the representation of these functions by truth tables, logic diagrams, and Boolean algebra.

Experiment 2: Boolean Algebra and Simplification of Logic Equations

OBJECTIVE:

1. To study the methods of representing and simplifying the logic equations by using Boolean algebra.

Experiment 3: DeMorgan's Theorem

OBJECTIVE:

1. To simplify and modify Boolean logic equations by means of DeMorgan's theorem

Experiment 4: TTL NAND / NOR Gates Definitions and Operation

OBJECTIVE:

1. To study the operation of the TTL gate.

2. To determine the loading rules for the TTL gate.

3. To define the logic levels 1 and 0.

4. To determine the noise immunity of the TTL gate.

5. To compare positive and negative logic.

6. To study the effect of capacity loading upon TTL switching rates

Experiment 5: The "Exclusive-OR" and Its Applications

OBJECTIVE:

1. To study methods of generating the exclusive-OR function.

2. The half-adder and half-subtractor.

3. Binary comparators.

4. Parity generators.

Experiment 6: Full-Adder and Full-Subtractor

OBJECTIVE:

1. To study methods of generating circuits that performs the arithmetic operations of full addition and full subtraction.

Experiment 7: Bi-stable or Flip-Flop (FF)

OBJECTIVE:

1. To study the characteristics and operation the various types of bi-stables.

Experiment 8: Binary Counters and The Binary Number System

OBJECTIVE:

1. To study the operation of binary counters.

2. To study binary counting and the representation of numbers in the binary number system.

Experiment 9: Divide-by-N Counters and Decade Counters

OBJECTIVE:

1. To study counters that divide the incoming frequency by counts other than binary powers and which use cascaded T flip-flops.

2. To study the count states of these counters.

3. To study the weighted BCD decade counters 8421 and 2'421.

4. To study the unused states of the 8421 counter.

Experiment 10: Shift Registers and Ring Counters

OBJECTIVE:

1. To study the shift register and its properties.

2. To study ring counters.

3. To study the twisted ring counter.

Experiment 11: Pulse Forming and Shaping; The Schmitt Trigger

OBJECTIVE:

1. To study the transistor astable multivibrator.

2. To study the IC astable multivibrator.

3. To study the pulse stretcher/monostable.

4. To study the Schmitt trigger.

Experiment 12: Integrated-Circuit Timers The 79122, 79121, and 555

OBJECTIVE:

1. To study the properties of the 74122 retriggerable resettable monostable multivibrator.

2. To study the properties of the 74121 monostable multivibrator.

3. To study the properties of the 555 timer.

Experiment 13: Decoding and Encoding

OBJECTIVE:

1. To study the operations of decoding of electronic counters.

2. To study the operations of encoding and code conversion.

Experiment 14: Random-Access Memory; (RAM) Scratch Pad Memories

OBJECTIVE:

1. To study the basic principles of semiconductor memories.

2. To study the operation of an MSI (TTL) 64-bit memory cell.

Experiment 15: The Operational Amplifier

OBJECTIVE:

1. To study the operational amplifier as a precision analog voltage amplifier.

2. To study the operational amplifier as a multiplying and summing amplifier.

3. To study the operational amplifier as a comparator.

4. To study the operational amplifier as an integrator.

Experiment 16: Digital-To-Analog (D/A) and Analog-to-Digital (A/D) Conversion

OBJECTIVE:

1. To study the binary weighted ladder method of D/A conversion.

2. To study the comparison method of A/D conversion.

Experiment 17: Complementary Symmetry MOS (CMOS) ¬Principles and Characteristics

OBJECTIVE:

1. With complementary symmetry MOS (CMOS) to study logic operations.

2. With complementary symmetry MOS (CMOS) to study noise immunity.

3. With complementary symmetry MOS (CMOS) to study dissipation.

Experiment 18: Complementary Symmetry MOS (CMOS) TTL Interface

OBJECTIVE:

1. To study the problems and methods of interfacing the CMOS logic family with the bipolar TTL logic family.

UNIVERSAL LAB TRAINER ULS-2000

OVERVIEW

The ULS-2000 contains all of the functions required for studying and experimenting with analog electronics, digital electronics, telecommunication electronics etc. in a platform which is compact, lightweight and extremely durable.

1. DC Power Supply Module

Fixed Output: +5V/0.5A, -5V/0.5A, +12V/0.5A, -12V/0.5A

Variable Output: +0V ~ +23V/0.5A, -0V ~ -23V/0.5A

2. AC Power Supply Module

19V–15V–9V–0V–9V–15V-19V

3. Function Generator Module

Sine, Triangle and Square waveform output

Frequency range: 1Hz to 1MHz in 6 decades

With fine adjust, Amplitude and DC offset control

TTL Mode Output Range: 1Hz to 1MHz in 6 decades

Six frequency ranges:

1Hz to 10Hz

10Hz to 100Hz

100Hz to 1KHz

1KHz to 10KHz

10KHz to 100KHz

100KHz to 500KHz

Sine wave output: 0 to 12V peak to peak variable

Triangle wave output: 0 to 8V peak to peak variable

Square wave output: 0 to 20V peak to peak variable

4. Solderless Breadboard

Interconnected nickel plated with a total of 1680 tie points in total, fitted all DIP sizes and components with lead and solid wire in diameter of AWG #22-30 (0.3 - 0.8mm)

5. Five (5) Data Switches Module

5 units slide switches and corresponding output terminals. When switch is set at "down" position, the output is LO level; contrarily, it is to be HI level when setting at "up" position.

6. Multi Interface Adaptor Module

Miniature Socket, 2mm Socket & 4mm Banana Adaptors

The ULS-2000 is shipped with a comprehensive user's manual and a power cord.

Power Supply: 240VAC, 50Hz (Fused Protected)

Dimensions: (W x D x H) 310 x 260 x 90mm

Weight: 3.0 kgs

Note: Due to products continuous development process, layout and specification may change without prior notices.